Skip to main content
Flow Simulation at the Exascale
Exaflow
Flow Simulation at the Exascale
Main navigation
Home
People
All Profiles
Organizers
Speakers
Events
All Events
Events Calendar
News
RF engineering
Bartłomiej Błeszyński
Visiting B.S. Student (former),
Electrical and Computer Engineering
Signal processing
Analog circuits
RF engineering
Education BSC Electronic Engineering (2014 - 2018), Warsaw University of Technology, Poland Research Interest Signal processing, analog circuits, RF engineering
